

### Features

- Input Voltage Range: 2V to 5.5V
- Output Voltage Range: 1.1V to 4.5V
- Output Voltage Tolerance:  $\pm 2\%$
- Low Shutdown Current: 0.1 $\mu$ A (Typ.)
- Low Power Consumption: 28 $\mu$ A (Typ.)
- Low Dropout: 0.15V@100mA
- High PSRR: 70dB@1KHz (Typ.)
- Over Current Protection
- Short Circuit Protection
- Thermal Shutdown Protection
- $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$  Operating Junction Temperature
- SOT23-5/ SOT23-3/DFN4-1 $\times$ 1 Package

### Applications


- Mobile Phones, Tablets
- Portable Medical Equipment
- IP Cameras
- Digital Cameras and Audio Devices
- Portable and Battery-Powered Equipment
- Drones

### General Description


The ASPL6050G series are highly accurate, low noise, CMOS LDO Voltage Regulators. Offering low output noise, high ripple rejection ratio, low dropout and very fast turn-on times. The ASPL6050G's current limiters' feedback circuit also operates as a short protect for the output current limiter and the output pin. The output voltage is set by current trimming. Voltages are selectable in 50mV steps within a range of 1.1V to 4.5V.

The ASPL6050G series is also fully compatible with low ESR ceramic capacitors, reducing cost and improving output stability. This high level of output stability is maintained even during frequent load fluctuations, due to the excellent transient response performance and high PSRR achieved across a broad range of frequencies. The EN function allows the output of regulator to be turned off, resulting in greatly reduced power consumption. The ASPL6050G series are available in SOT23-3, SOT23-5, DFN4-1 $\times$ 1 package.

### Typical Application Circuit




SOT23-3 Typical Application Circuit



SOT23-5/DFN1 $\times$ 1-4 Typical Application Circuit

## Pin Description

### Pin Configuration



### Pin Description

SOT23-3 Pin No.	SOT23-5 Pin No.	DFN1x1-4 Pin No.	Pin Name	Function
3	1	4	VIN	Input voltage pin for the regulator.
1	2	2	GND	Ground pin.
-	3	3	EN	Enable Control (Active high), Driving EN over 0.9 V turns on the regulator. Driving EN below 0.4 V puts the regulator into shutdown mode.
-	4	-	NC	Not Connected.
2	5	1	OUT	Output voltage pin for the regulator.
-	-	EPAD	EPAD	Exposed pad should be connected directly to the GND pin.

### Ordering Information

Ordering Device No.	Package	Packing	Quantity
ASPL6050G-XXZB-R	SOT23-3	Tape&Reel	3000/Reel
ASPL6050G-XXZD-R	SOT23-5	Tape&Reel	3000/Reel
ASPL6050G-XXTG-R	DFN1x1-4	Tape&Reel	5000/Reel

Note: "G" stands for fixed output voltage series.


Note: "XX" stands for Output Voltage. "11": 1.1V, "12": 1.2V, "15": 1.5V, "18": 1.8V, "25": 2.5V, "28": 2.8V, "30": 3.0V, "33": 3.3V, "36": 3.6V, "38": 3.8V, "40": 4.0V, "42": 4.2V.

Note: "ZB, ZD, TG" stands for package. "ZB": SOT23-3, "ZD": SOT23-5, "TG": DFN1x1-4.

Note: "R" stands for Packing, Tape&Reel.

P/N example: ASPL6050G-18ZB-R, ASPL6050G-25ZB-R, ASPL6050G-33ZB-R, ASPL6050G-18TG-R, etc.

## Functional Block Diagram



Functional Block Diagram

## Specifications

### Absolute Maximum Ratings <sup>(1) (2)</sup>

Item	Min	Max	Unit
V <sub>IN</sub> voltage	2	6	V
V <sub>OUT</sub> voltage	1	5	V
Output Current <sup>(3)</sup>	500		mA
Power dissipation <sup>(4)</sup>	Internally Limited		
Operating Ambient Temperature	-40	85	°C
Maximum junction temperature		150	°C
Storage temperature, T <sub>stg</sub>	-50	85	°C
Lead Temperature (Soldering, 10sec.)		260	°C

Note (1): Exceeding these ratings may damage the device.

Note (2): The device is not guaranteed to function outside of its operating conditions.

Note (3):  $I_{OUT} = P_D / (V_{IN} - V_{OUT})$

Note (4): The maximum allowable power dissipation is a function of the maximum junction temperature, T<sub>J(MAX)</sub>, the junction-to-ambient thermal resistance, R<sub>θJA</sub>, and the ambient temperature, T<sub>A</sub>. The maximum allowable power dissipation at any ambient temperature is calculated using:  $P_{D(MAX)} = (T_{J(MAX)} - T_A) / R_{θJA}$ . Exceeding the maximum allowable power dissipation causes excessive die temperature, and the regulator goes into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at T<sub>J</sub>=155°C (typical) and disengages at T<sub>J</sub>= 140°C (typical).

### Recommended Operating Conditions

Item	Min	Max	Unit
Operating junction temperature <sup>(1)</sup>	-40	125	°C
Operating temperature range	-40	85	°C
Input voltage $V_{IN}$	2	5.5	V
Output current	0	500	mA

Note (1): All limits specified at room temperature ( $T_A = 25^{\circ}\text{C}$ ) unless otherwise specified. All room temperature limits are 100% production tested. All limits at temperature extremes are ensured through correlation using standard Statistical Quality Control (SQC) methods. All limits are used to calculate Average Outgoing Quality Level (AOQL).

### Thermal Information

Item	Description	SOT23 3 Pin	SOT23 5 Pin	DFN1×1 4 Pin	Unit
$R_{\theta JA}$	Junction-to-ambient thermal resistance <sup>(1)(2)</sup>	208	195	216	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	112	102	161	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	56	46	162	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	9.2	8.5	5.1	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	52	45	162	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	123	°C/W

Note (1): The package thermal impedance is calculated in accordance to JESD 51-7.

Note (2): Thermal Resistances were simulated on a 4-layer, JEDEC board

## Electrical Characteristics <sup>(1)</sup>

T<sub>A</sub> = 25°C, unless otherwise noted.

Parameter	Symbol	Test Conditions	Min	Typ.	Max	Units
Input Voltage	V <sub>IN</sub>		2		5.5	V
Output Voltage	V <sub>OUT</sub>	V <sub>IN</sub> =V <sub>OUT</sub> +1V I <sub>OUT</sub> =1mA to 500mA	V <sub>OUT</sub> ×0.98		V <sub>OUT</sub> ×1.02	V
Output Current	I <sub>OUT</sub>	V <sub>IN</sub> ≥V <sub>OUT(S)</sub> +1.0V		500		mA
Output Current Limit	I <sub>CL</sub>	V <sub>IN</sub> =5V, 1.8V<V <sub>OUT</sub> <3.3V	450	500	550	mA
Dropout Voltage V <sub>OUT</sub> =0.98V <sub>OUT(NOM)</sub>	V <sub>drop</sub>	-40°C ≤ T <sub>J</sub> ≤ 125°C	3.3V	100mA	60	mV
				300mA	230	
			2.5V	100mA	70	
				300mA	250	
			1.2V	100mA	430	
				300mA	700	
Line Regulations	$\frac{\Delta V_{OUT}}{\Delta V_{IN} \times V_{OUT}}$	V <sub>OUT(S)</sub> +0.5 V ≤ V <sub>IN</sub> ≤ 7V I <sub>OUT</sub> =300mA	-	0.20	0.60	%/V
Load Regulation	$\frac{\Delta V_{OUT}}{V_{OUT}}$	V <sub>IN</sub> =V <sub>OUT(S)</sub> +1.0 V	-	0.50	2	%
Supply current	I <sub>SS1</sub>	V <sub>IN</sub> =V <sub>OUT(S)</sub> +1.0 V	-	28		μA
Shutdown Current	I <sub>SD</sub>	V <sub>EN</sub> =0.3V (Disable)		0.1		μA
Power Supply Rejection Ratio	PSRR	V <sub>OUT</sub> =2.5V, f = 1KHz	-	70	-	dB
		I <sub>OUT</sub> =20mA, f = 10kHz		60	-	dB
Short-Circuit Current Limit	I <sub>SC</sub>			500	-	mA
High Input Threshold	V <sub>ENH</sub>	V <sub>EN</sub> rising until the output is enabled	0.9			V
Low Input Threshold	V <sub>ENL</sub>	V <sub>EN</sub> falling until the output is disabled			0.4	V
Input Current at EN pin	I <sub>EN</sub>	V <sub>IN</sub> =V <sub>EN</sub> =V <sub>OUT(T)</sub> +1V	-0.1		0.1	μA
		V <sub>IN</sub> =V <sub>OUT(T)</sub> +1V, V <sub>EN</sub> =V <sub>SS</sub>	-0.1		0.1	μA
Thermal Shutdown Temperature	T <sub>SD</sub>	T <sub>J</sub> rising		155		°C
Thermal Shutdown Hysteresis	ΔT <sub>SD</sub>	T <sub>J</sub> falling from shutdown		15		°C


Note (1): All of specification is verified by design.

### Typical Performance Characteristics <sup>(1)</sup>

Note (1): Typical performance characteristics below based on  $T_A = 25^\circ\text{C}$ , unless otherwise noted.


#### Load Regulation

$V_{OUT}=3.3\text{V}$




#### Load Regulation

$V_{OUT}=2.5\text{V}$




#### Load Regulation

$V_{OUT}=1.2\text{V}$




#### Line Regulation

$V_{OUT}=3.3\text{V}$




#### Line Regulation

$V_{OUT}=2.5\text{V}$




#### Line Regulation

$V_{OUT}=1.2\text{V}$




#### Power Supply Rejection Ratio

$V_{IN}=3.3\text{V}$ ,  $V_{OUT}=1.2\text{V}$ ,  $I_{OUT}=20\text{mA}$




#### Power Supply Rejection Ratio

$V_{IN}=3.3\text{V}$ ,  $V_{OUT}=2.5\text{V}$ ,  $I_{OUT}=20\text{mA}$




#### Power Supply Rejection Ratio

$V_{IN}=5\text{V}$ ,  $V_{OUT}=3.3\text{V}$ ,  $I_{OUT}=20\text{mA}$




#### Steady State

$V_{IN}=3.3\text{V}$ ,  $V_{OUT}=2.5\text{V}$ ,  $I_{OUT}=350\text{mA}$




#### Vin Start Up

$V_{IN}=3.3\text{V}$ ,  $V_{OUT}=2.5\text{V}$ ,  $I_{OUT}=1\text{mA}$



#### EN Start Up

$V_{IN}=3.3\text{V}$ ,  $V_{OUT}=2.5\text{V}$ ,  $I_{OUT}=1\text{mA}$



## Applications Information

### Internal Current Limit and Short-Circuit Protection

The ASPL6050G series includes a combination of a fixed current limiter circuit & a feedback circuit, which aid the operations of the current limiter and circuit protection. When the load current reaches the current limit level, the fixed current limiter circuit operates and output voltage drops. As a result of this drop-in output voltage, the feedback circuit operates, output voltage drops further and output current decreases.

### Thermal Shutdown Protection ( $T_{SD}$ )

Thermal shutdown disables the output when the junction temperature rises to approximately 160°C which allows the device to cool. When the junction temperature cools to approximately 145°C, the output circuitry enables. Based on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This thermal cycling limits the dissipation of the regulator and protects it from damage as a result of overheating. The thermal shutdown circuitry of the ASPL6050G has been designed to protect against temporary thermal overload conditions. The  $T_{SD}$  circuitry was not intended to replace proper heat-sinking. Continuously running the ASPL6050G device into thermal shutdown may degrade device reliability.

### Enable (EN pin)

The EN pin voltage must be higher than the  $V_{ENH}$  threshold to ensure that the device is fully enabled under all operating conditions. The EN pin voltage must be lower than the  $V_{ENL}$  threshold to ensure that the device is fully disabled and the automatic output discharge is activated.

### Layout Guidelines


The dynamic performance of the ASPL6050G is dependent on the layout of the PCB.

1. Best performance is achieved by placing  $C_{IN}$  and  $C_{OUT}$  as close to the IC as possible.
2. The ground connections for  $C_{IN}$  and  $C_{OUT}$  must be back to the IC's GND pin using as wide and short a copper trace as is practical.
3. Connections using long trace lengths, narrow trace widths, and/or connections through vias must be avoided. These add parasitic inductances and resistance that results in inferior performance especially during transient conditions.

### Packaging Information

#### 3-Pin SOT23 Outline Dimensions

##### SOT23-3



**NOTE:**


1. CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
2. PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
3. PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
4. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX.
5. DRAWING CONFORMS TO JEDEC MS-012, VARIATION BA.
6. DRAWING IS NOT TO SCALE.



500mA High PSRR, Low Noise, Low Power LDO

## 5-Pin SOT23 Packaging Information

### SOT23-5




**NOTE:**

1. CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
2. PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
3. PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
4. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX.
5. DRAWING CONFORMS TO JEDEC MS-012, VARIATION BA.
6. DRAWING IS NOT TO SCALE.

500mA High PSRR, Low Noise, Low Power LDO

## 4-Pin DFN1x1 Packaging Information

### DFN1x1-4



#### NOTE:

- CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
- PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
- LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX.
- DRAWING CONFORMS TO JEDEC MS-012, VARIATION BA.
- DRAWING IS NOT TO SCALE.

**IMPORTANT NOTICE**

ShenZhen Ascend Semiconductor incorporated MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A

PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

ShenZhen Ascend Semiconductor Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. ShenZhen Ascend Semiconductor Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does ShenZhen Ascend Semiconductor Incorporated convey any license under its patent or trademark rights,

nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume .

all risks of such use and will agree to hold Ascendsemi Incorporated and all the companies whose products are represented on ShenZhen Ascend Semiconductor Incorporated website, harmless against all damages.

ShenZhen Ascend Semiconductor Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use ShenZhen Ascend Semiconductor Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold ShenZhen Ascend Semiconductor Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

**[www.ascendsemi.com](http://www.ascendsemi.com)**